ABSTRACT

Reactance modulation of power transmission lines has great effects on load voltage control and on the stability of power transmission. Steady state voltage control can be easily achieved with conventional control devices such as switchable capacitors and reactors, while transient voltage control requires faster and more effective means of control [1]. In this paper, the transient voltage control is achieved by modulation of the net reactance of the transmission line using Voltage Drop Compensator (VDC) through hysteresis switching of a dc current from Voltage Source Converter (VSC) to charge/discharge a capacitor in series with the line. Modulation of the capacitor voltage by dc current from VSC improves the voltage control of the load, reduces the voltage drop on the transmission line, and improves the stability of the power transfer [2-4]. High frequency switching of the capacitor through charging/discharging process ensures faster response to transients in the input voltage and prevents it from appearing in the load. Fast response to variation in the input supply is done by comparing the load voltage to a sinusoidal reference voltage every time this voltage deviates from a fixed hysteresis window. Under this method of capacitor voltage control, no control is exerted on the dc current from VSC which can reach hundred amperes. In this paper a dc current controller is introduced to limit the dc current from VSC to a any value desired or to any other value necessary to keep the load voltage sinusoidal.

Index Terms - Flexible AC Transmission Systems (FACTS), Power System Stability, Voltage Drop Compensation.

1. Introduction

This paper presents three phase voltage drop compensator using Voltage Source Converter (VSC) to compensate for voltage drops on power transmission line reactance and to control the voltage at the load or at the bulk supply point of the load centres. The circuit of the Voltage Drop Compensator (VDC) is shown in Figure 1. A hysteresis controller is used to switch the VSC either to increase or to decrease the capacitor voltage whenever this voltage deviates from the reference voltage by the hysteresis window $\pm V_n / 2$, as illustrated in Figures 2 and 3. Controlling the load voltage in this way causes the capacitor voltage to be out of phase with the voltage drop across the transmission line reactance which compensates for the voltage drop across the transmission line reactance. The mathematical model of the three phase voltage drop compensator is presented in the
equations (1-12) based on the switching table of VSC shown in the Appendix A.

\[
\frac{di_A}{dt} = \frac{v_{SA} - R_A i_A - v_{CA}}{L_A} \tag{1}
\]

\[
\frac{di_B}{dt} = \frac{v_{SB} - R_B i_B - v_{CB}}{L_B} \tag{2}
\]

\[
\frac{di_C}{dt} = \frac{v_{SC} - R_C i_C - v_{CC}}{L_C} \tag{3}
\]

\[
\frac{di_a}{dt} = \frac{2v_{dc} - D_a(2v_{CA} - v_{CB} - v_{CC})/n_1 - 3R_{VSC} i_a}{3L_f} \tag{4}
\]

\[
\frac{di_b}{dt} = \frac{2v_{dc} - D_b(2v_{CB} - v_{CA} - v_{CC})/n_1 - 3R_{VSC} i_b}{3L_f} \tag{5}
\]

\[
\frac{di_c}{dt} = \frac{2v_{dc} - D_c(2v_{CC} - v_{CA} - v_{CB})/n_1 - 3R_{VSC} i_c}{3L_f} \tag{6}
\]

\[
\frac{dv_{CA}}{dt} = \frac{i_A + D_a i_a / n_1}{C_{ac}} \tag{7}
\]

\[
\frac{dv_{CB}}{dt} = \frac{i_B + D_b i_b / n_1}{C_{ac}} \tag{8}
\]

\[
\frac{dv_{CC}}{dt} = \frac{i_C + D_c i_c / n_1}{C_{ac}} \tag{9}
\]

\[
v_{ia} = v_{oa} - v_{oa}^* \tag{10}
\]

\[
v_{ib} = v_{ob} - v_{ob}^* \tag{11}
\]

\[
v_{ic} = v_{oc} - v_{oc}^* \tag{12}
\]

The resistances and the inductances \( R_A \) and \( L_A \) included in the above equations are the resistances and the inductances of the source, the transmission line and the load in phase (A) derived from the VDC state equations. As \( R_A \) and \( L_A \) are defined for phase (A), the same values are defined for phases (B) and (C). The currents \( i_a \), \( i_b \), and \( i_c \) are the output currents of the dc/ac inverter. In the above equations, \( D_a = (2da - 1.0) \), \( D_b = (2db - 1.0) \), \( D_c = (2dc - 1.0) \). In the case of increasing the capacitor voltage, the parameter
$da = 1.0, db = 1.0, dc = 1.0$ and these parameters are equal to zero for decreasing the capacitor voltage. The voltages $v_{ia}, v_{ib}, v_{ic}$ in Eqns. (10-12) are the voltage errors between the actual load voltages $v_o$ and the reference voltages $v_o^*$ in the phases a, b, and c. The voltages $v_{CA}, v_{CB}, v_{CC}$ in Eqns. (7-9) are the voltages across the ac capacitors in phases A, B, and C, respectively.

### 2. Circuit operating principles

The block diagram of the Voltage Drop Compensator (VDC) is shown in Fig. 4 for phase (a) of the transmission line. This block diagram is based on the mathematical model in Eqns. (1-12) and on the derivations shown in Appendix A. The capacitor voltage is modulated by the dc current from the VSC, as seen from (7A), to control the load voltage through hysteresis switching of VSC whenever the capacitor voltage deviates from the reference voltage by the hysteresis window. The error signal resulted from the hysteresis controller in Figure 2 is $v_i = v_c^* - v_c$, where the reference capacitor voltage is $v_c^* = v_s - v_{TL} - v_o^*$ and $v_{TL}$ is the voltage drop on and $v_{TL}^*$ is the voltage drop on the transmission line. However, from the circuit diagram of Figure 1, $v_o = v_s - v_{TL} - v_c$. Therefore, the error signal is actually equal to $v_i = v_o - v_o^*$ as depicted in Figure 3. This means that the load voltage is actually controlled with respect to a sinusoidal reference voltage through the control of the capacitor voltage. The signs of the error signals of Eqns. (10-12) between the actual load voltages and the reference voltages in each phase, the hysteresis controller of Figure 3 will switch the power transistors either to increase or to decrease the ac capacitor voltages. Decreasing the ac capacitor voltages is done by inserting $(-1)$ for $D_a, D_b$ and $D_c$ in Eqns. (4-9) whenever it is required to increase the output voltage.

Increasing the capacitor voltage is done by inserting $(+1)$ for $D_a, D_b$, and $D_c$ in the same equations whenever it required to decrease the output voltage. The hysteresis controller of the load voltage reverses the signs of the capacitor voltages $v_{CBC}, v_{CAC}$, and $v_{CAB}$ in Eqns. (4-6) all the time whenever the signs of Eqns. (10-12) is changed. This sign reversal is already accounted for in the signs of $D_a, D_b$ and $D_c$. The signs under $i_a, i_b$, and $i_c$ in Eqns. (7-9) are also reversed as a result of the hysteresis controller action. Therefore, the parameters $D_a, D_b, D_c$ in Eqns. (4-9) are used to express the nature of hysteresis switching resulted from Eqns. (10-12) and also to compress the size of the equations of the mathematical model. The dc voltage $v_{dc}$ in Eqns. (4-6) is generated by three phase rectifiers. Figure 4 shows the block diagram of Voltage Drop Compensator for phase(A) of the transmission.
Fig. 1. Circuit Diagram of the Three Phase Voltage Drop Compensator on Power Transmission Lines

Fig. 2. Hysteresis Control of the capacitor voltage

\[ v_i = v_c^* - v_c \]
Fig. 3. Hysteresis Control of the load voltage
\[ v_l = v_o - v_o^* \]

Fig. 4. Block Diagram of the Voltage Drop Compensator for phase (A) of the Transmission Line
3. Performance of the voltage drop compensator on 380 kv lines

The performance of the voltage drop compensator is studied on a scaled laboratory model 360km, 380KV transmission line with 360, 720, and 1080 VA loads which represent 360, 720 and 1080 MVA in the actual transmission line. The performance of the Voltage Drop Compensator is studied by computer simulation using a self-developed Fortran integration subroutine.

The parameters of the circuit are shown in Table 1. Figures (5,6,7) give the load and the source voltage waveforms without VDC in per units with loads 360, 720, and 1080 VA. These loads represent 1pu, 2pu, and 3pu, respectively. Figures (8,9,10) show the load voltages with VDC under the same loads. From these Figures, it is clear the effects of the VDC on the voltage levels and on power angles between the sending and the receiving ends voltages of the power transmission line.

Table 1.
Parameters of the Transmission Line and Voltage Drop Compensator

<table>
<thead>
<tr>
<th>$R_{Tl} + R_s$ ($\Omega$)</th>
<th>$L_{Tl} + L_s$ (mH)</th>
<th>$C_{ac}$ ($\mu$F)</th>
<th>$C_{dc}$ ($\mu$F)</th>
<th>$L_F$ (mH)</th>
</tr>
</thead>
<tbody>
<tr>
<td>6.3</td>
<td>113</td>
<td>61</td>
<td>940</td>
<td>2</td>
</tr>
</tbody>
</table>

Fig. 5. Load voltages with 1pu Load (360 VA) without VDC $V_o = 0.946$ in pu of $V_{s max}$

Journal of Engineering Sciences, Assiut University, Faculty of Engineering, Vol. 41, No. 3, May, 2013, E-mail address: jes@aun.edu.eg
The waveforms of the actual and the reference voltages for phase (a) $v_{oa}$ & $v_{oa}^*$ coincide on each other in Fig. (8-10). The same thing the voltages of phases (b, c) coincide with their references, so that it is difficult to explicit them separately in the Figures. Table 3 shows the magnitudes of the voltages with VDC actions.
The dc link current associated with load voltage control in Fig. 8, 9 and 10 is shown in Fig. 11. It is required to limit this current to a value necessary to maintain the load voltage equal to the reference voltage. A dc link current controller is introduced which will limit this current to an acceptable value.

Table 2. Switching Table of VSC of Fig. 1.

<table>
<thead>
<tr>
<th>Switching State</th>
<th>$S_1(1,0,0)$</th>
<th>$S_4(0,1,1)$</th>
<th>$S_3(0,1,0)$</th>
<th>$S_6(1,0,1)$</th>
<th>$S_5(0,0,1)$</th>
<th>$S_2(1,1,0)$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$S_a$</td>
<td>Q4,Q3,Q5</td>
<td>Q1,Q6,Q2</td>
<td>Q1,Q6,Q5</td>
<td>Q4,Q3,Q2</td>
<td>Q1,Q3,Q2</td>
<td>Q4,Q6,Q5</td>
</tr>
<tr>
<td>$S_a^-$</td>
<td>Q4</td>
<td>Q1</td>
<td>Q6</td>
<td>Q3</td>
<td>Q2</td>
<td>Q5</td>
</tr>
<tr>
<td>$S_b$</td>
<td>Q4,Q6,Q2</td>
<td>Q1,Q3,Q5</td>
<td>Q4,D6,Q2</td>
<td>Q1,Q3,D5</td>
<td>Q4,Q6,D2</td>
<td></td>
</tr>
<tr>
<td>$S_b^-$</td>
<td>Q4</td>
<td>Q1</td>
<td>Q6</td>
<td>Q3</td>
<td>Q2</td>
<td>Q5</td>
</tr>
<tr>
<td>$S_c$</td>
<td>Q4,Q6,Q5</td>
<td>Q1,Q3,Q2</td>
<td>Q4,D6,Q2</td>
<td>Q1,Q3,D5</td>
<td>Q4,Q6,D2</td>
<td></td>
</tr>
<tr>
<td>$S_c^-$</td>
<td>Q4</td>
<td>Q1</td>
<td>Q6</td>
<td>Q3</td>
<td>Q2</td>
<td>Q5</td>
</tr>
</tbody>
</table>

Opened VSC to regulate $v_o$
Switched-off VSC to control Inverter current
Opened VSC for inverter current Freewheeling

Fig. 8. Output Voltages under 1PU(360 VA) Load with VDC, $v_o = 1.0$ in pu of $V_{s,\text{max}}$
Fig. 9. Output Voltages under 2PU (720 VA) Load with VDC, $V_o = 1.0$ in pu of $V_{s\text{max}}$

Fig. 10. Output Voltages under 3PU (1080 VA) Load with VDC, $V_o = 1.0$ in PU of $V_{s\text{max}}$
4. Control of the dc link current

Controlling the load voltage to follow a sinusoidal reference is associated with high dc current in VSC which can reach more than two hundred amperes as can be seen from Figure 11. To limit the dc current in VSC to some preset reference value, which will be necessary to maintain the load voltage equals to the reference voltage, the dc current in VSC is made to freewheel inside the ac capacitor and in the VSC switches whenever this current increases beyond the reference dc current. This freewheeling process is explained below for phase (a) according to Figure 1 as follows:

a) If \( v_{oa}^* + \frac{\Delta V_H}{2} \) the switching state is S1(1,0,0). This state switches-on Q4, Q3, and Q5 to increase the capacitor voltage (actually the load voltage \( v_{oa} \) is decreased) and whenever the current in VSC becomes greater than the inverter reference current \( i^* \) by some preset value \( i^* + \frac{\Delta I}{2} \), the switch Q4 is switched-off and the dc current will freewheel between the switches D1, Q3, Q5, and \( C_{ac} \).

b) If \( v_{oa}^* - \frac{\Delta V_H}{2} \) the switching state is S4(0,1,1). This state switches-on Q1, Q6, Q2 to decrease the capacitor voltage (actually to increase the load voltage \( v_{oa} \) and
whenever \( i_t^* + \frac{\Delta i}{2} \) the switch Q1 is switched-off, and the dc current is made to freewheel between the switches D4, Q6, Q2 and \( C_a \). Table 2 shows the switching table for switching VSC in the three phase Voltage Drop Compensator to control the load voltage and to maintain the inverter current \( i \) in the VSC at a constant reference value \( i^* \). The effects of dc current controller described above is presented in Fig. 12 and 13. In Fig. 12, three currents are shown for three loads. The reference dc current in the VSC, for each load case, is automatically adjusted during operation so that the deviation of the load voltage from the reference voltage should not exceed some specified value, such as \( 10V_H \), where \( V_H \) is width of the hysteresis window. The reference dc current can also be set equal to a fixed value for each load case without adjustment, as shown in Fig. 13. However, automatic adjustments of the dc reference current during operation gives better load voltage regulation. The voltage on different load is shown in Table 3. Table 3 shows the load voltage and the power angles between the sending and the receiving ends voltages due to the effects of VDC with DC current control from the VSC.

5. Increased power transfer

The voltage drops on the ac capacitor and on the transmission line are shown in Fig. 14. These voltages are opposing each other. These voltages are out-of phase and increase linearly with the load current. Due to this compensation, more power can be transmitted over the line regardless of the load as long as it is less than the thermal limits of the line. The voltage on the load and the power angle values between the sending and the receiving ends voltages due to the effects of VDC with DC current control from the VSI.

6. Conclusions

Controlling the voltage across the load so that it can follow a sinusoidal reference voltage template using hysteresis controller can maintain a pure sinusoidal voltage across the load and also compensates for the voltage drop across transmission line reactance. Compensation for the transmission line reactance will increase the power transmission capacity of the line. The power transmitted can reach the thermal power limit of the line conductors. A three phase prototype of this design with controller is required to investigate the performance of the design in the three phase systems. The final goal of this research is to build a voltage drop compensator to operate on the existing power transmission lines to increase the power transfer to the load centers and to improve the voltage levels in the network and to solve the problems related to the right of way limitations and to improve the stability of power transfer.
Table 3.
Effects of VDC on load voltage and power angle $\delta_{SR} = \delta_S - \delta_R$

<table>
<thead>
<tr>
<th>$S_{Load}$ (MVA)</th>
<th>Without VDC</th>
<th>With VDC and dc current control</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$V_{oa}$ in pu</td>
<td>$\delta_{SR}$ in Deg.</td>
</tr>
<tr>
<td>360</td>
<td>0.946</td>
<td>5.4</td>
</tr>
<tr>
<td>720</td>
<td>0.901</td>
<td>10.69</td>
</tr>
<tr>
<td>1080</td>
<td>0.845</td>
<td>14.25</td>
</tr>
</tbody>
</table>

Fig. 12. DC Current from the VSC under Different Loads with Adjusted $i^*$ Reference Current.
Fig. 13. Current from the VSC with fixed Reference DC Current setting $i^* = 10A$.

Fig. 14. Voltage Drops on the Transmission Line and on ac Capacitor for 360 VA load.

7. References

Formulation of the mathematical model in the s-domain

\[ i_A = \frac{v_{SA} - v_{CA}}{R_A + SL_A} \]  \hspace{2cm} (1A)

\[ i_B = \frac{v_{SB} - v_{CB}}{R_B + SL_B} \]  \hspace{2cm} (2A)

\[ i_C = \frac{v_{SC} - v_{CC}}{R_C + SL_C} \]  \hspace{2cm} (3A)

\[ i_a = \frac{2v_{dc} - D_a (2v_{CA} - v_{CB} - v_{CC})/n_1}{3(R_{VSC} + SL_F)} \]  \hspace{2cm} (4A)

\[ i_b = \frac{2v_{dc} - D_b (2v_{CB} - v_{CA} - v_{CC})/n_1}{3(R_{VSC} + SL_F)} \]  \hspace{2cm} (5A)

\[ i_c = \frac{2v_{dc} - D_c (2v_{CC} - v_{CA} - v_{CB})/n_1}{3(R_{VSC} + SL_F)} \]  \hspace{2cm} (6A)
In the above Eqns. $R_{VSC}$, $L_F$ are the resistance of the VSC and the inductance of the filter coils. $C_{ac}, C_{dc}$ are the capacitance of the dc and ac capacitors. $n_1, n_2$ are the ratios of transformers $T_1$ and $T_2$ in the circuit of Fig. 1.

The switching table of the vsc

The VSC in the circuit of Fig. 1 are switched according to the Table A1, where V1, V2, V3, V4, V5, V6 are the switching states of the Voltage Source Converter. $S_a$, $S_b$, $S_c$ represent the VSC in phases (a), (b), (c) and $S_{a,b,c} = 1$ means the upper VSC are on, while $S_{a,b,c} = 0$ means the lower VSC are on. Based on these switching states, Equations (4-6) were derived.

Dc current from vsc during freewheeling process

Table A1 shows the switching states of VSC switches shown in Figure 1. Table A2 shows three main states and three reverse states to these main three states.

\[ v_{oa} = \left( \frac{R_A + SL_A}{n_2} \right) I_A \]  
(10A)

\[ v_{cb} = \frac{i_b + D_b i_b / n_1}{SC_{ac}} \]  
(8A)

\[ v_{cc} = \frac{i_c + D_c i_c / n_1}{SC_{ac}} \]  
(9A)

\[ v_{ca} = \frac{i_a + D_a i_a / n_1}{SC_{ac}} \]  
(7A)
\[ i_b = \frac{-D_b (2v_{CB} - v_{CA} - v_{CC})/n_i}{3(R_{VSC} + SL_F)} \]  
\[ i_c = \frac{-D_c (2v_{CC} - v_{CA} - v_{CB})/n_i}{3(R_{VSC} + SL_F)} \]  

(14A)  
(15A)

Table A1.
Switching States of the VSC in Figure 1

<table>
<thead>
<tr>
<th>State</th>
<th>( S_a )</th>
<th>( S_b )</th>
<th>( S_c )</th>
</tr>
</thead>
<tbody>
<tr>
<td>V5</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>V3</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>V4</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>V1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>V6</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>V2</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Table A2.
Main and Reverse States for switching of VSC switches in Figure 1

<table>
<thead>
<tr>
<th>States (Phases)</th>
<th>Main States Upper switches are ON</th>
<th>Reverse States Lower switches are ON</th>
</tr>
</thead>
<tbody>
<tr>
<td>( S_a (V_1) )</td>
<td>( \begin{array}{c} 1 \ 0 \ 0 \ \hline \ hline \ 0 \ 1 \ 1 \end{array} )</td>
<td>( \begin{array}{c} 1 \ 0 \ 1 \ \hline \ hline \ 0 \ 1 \ 0 \end{array} )</td>
</tr>
<tr>
<td>( S_b (V_3) )</td>
<td>( \begin{array}{c} 0 \ 1 \ 0 \ \hline \ hline \ 1 \ 0 \ 1 \end{array} )</td>
<td>( \begin{array}{c} 0 \ 0 \ 1 \ \hline \ hline \ 0 \ 1 \ 0 \end{array} )</td>
</tr>
<tr>
<td>( S_c (V_5) )</td>
<td>( \begin{array}{c} 0 \ 0 \ 1 \ \hline \ hline \ 1 \ 1 \ 0 \end{array} )</td>
<td>( \begin{array}{c} 1 \ 1 \ 0 \ \hline \ hline \ 0 \ 1 \ 0 \end{array} )</td>
</tr>
</tbody>
</table>
الملخص:

- تعديل مقاومة خط نقل الطاقة الكهربائية لها تأثير كبير على الجهود الكهربائية على الأحوال أو في مراكز الأحوال وكذلك على الاتزان في المنظومة الكهربائية. التحكم بالجهود المستقرة يمكن علمه بواسطة الطرق التقليدية مثل المكافحة أو المحاربين التي يمكن التحكم بكميتها بسبب الحاجة لتعديل الجهود المستقرة. التحكم بالجهود الانتقالية يحتاج إلى سرعة كبيرة وتى طرق فعلية في تعويض التشتتات في الجهود الكهربائية. في هذا التصميم فإن التحكم بالجهد الانتقالي على الأحوال وفي مراكز الأحوال يتم عن طريق تعديل قيمة المقاومة الكلية لخطوط النقل في مكان تركيب هذا التصميم. هذا التصميم مبني في عمله عن طريق الفتح والإغلاق السريع لتيار ثابت يعمل على شحن وتفرع مكثف متصل على التوالي مع خط النقل. الشحن والتفريغ السريع للمكثف المتصل على التوالي مع خط النقل يعمل على تعويض أي انخفاض أو ارتفاع سريع في الجهد الداخلي إلى هذا التصميم. الاستجابة السريعة للتغير في الجهود الداخلي يتم بواسطة تقارب مع جهد جيبي مرجعي نفي من أي تشوهدات. عند التحكم بجهد المكثف بهذه الطريقة فإن تيار الشحن يكون عاليا جدا قد يصل إلى منات الأمير ويجب التحكم فيه. في هذا البحث تم التحكم بقيمة التيار الثابت إلى أي قيمة نرغب فيها أو إلى أي قيمة مطلوبة تضمن جودة التحكم بالجهد في نهاية خط النقل أو في مراكز الأحوال.

Journal of Engineering Sciences, Assiut University, Faculty of Engineering, Vol. 41, No. 3, May, 2013, E-mail address: jes@aun.edu.eg