



Design of integrated all Optical JK flip flop using 2-D photonic crystals

Received 19 March 2024; Revised 7 June 2024; Accepted 7 June 2024

Tamer Abdel Moniem¹

Eman Seraj El Deen²

Reham El Mayet³

Keywords

Photonics crystal,
optical JK flip flop,
logic gates, resonance
cavity PCRR, Optical
memory, optical CPU

Abstract: A novel all optical JK Flip Flop design is presented based on 2cDimension photonic crystals (PhC). The overall size of the designed JK flip flop is $80 \mu\text{m} \times 40 \mu\text{m}$ of 2cDimension square lattice photonic crystals with a refractive index equal to 3.4 placed in air. The band gab is equal $(a/\lambda) = 0.321$ to $(a/\lambda) = 0.441$ corresponding to the wavelength range $1550 \text{ nm} < \lambda < 1560 \text{ nm}$. The lattice constant 'a' of the structure is equal to 630 nm. The design of optical JK flip flop is based on the nonlinear 3×3 and 9×9 photonic crystal ring resonator. The proposed J-K flip flop has been designed, analysed, and time dependent simulation results are standing on the finite difference time domain (FDTDc) and Plane Wave Expansion (PWEC) methods to confirm its operation and feasibility.

1. Introduction

All optical logic devices based on the Photonic crystals (PhC) are considered as main devices to handle a large bandwidth signal at very high speed in present all optical signal processing systems and the future optical networks [1, 2]. Consequently, it is necessary to move towards all optical processing units, to overcome the electronic bottlenecks speed and fully exploit the advantages of optical fibre communication system and photonics crystals, where the data will remain in the optical without optical to electrical conversion and vice versa [1-3]. The optical flip flop can be used to perform a fast central Processing unit (CPU) and optical memory using optical hardware components [4-6] such as the photonics crystals. In addition, the specs of the photonic crystals structures make them very promising for designing ultra-compact size optical devices in the integrated circuits [7- 9].

¹ MUST University and October High Institute for Eng., (OHI), Cairo, Egypt. Tamer.abdelmoniem@must.edu.eg

² CIC- Cairo Egypt and National Telecommunication Institute, Egypt. Eman.nti@gmail.com

³ National Telecommunication Institute, Egypt. Reham.ahmed@nti.sci.eg

The novel proposed optical integrated JK flip flop is introduced using a 2-D photonic crystal to use the speed and increase the performance of the optical network, optical memory, and optical CPU [1]. In recent years, many papers have proposed optical digital devices such as logic gates, digital comparator, Decoders, Encoder, Multiplexer, DE multiplexer, half adder, and full adder by using the photonic crystals [10-26], moreover many all optical SR and D flip flops have been proposed [27, 28, 29].

None of all previous PhC's and optical logic design performs any JK flip flop by using the integrated 2D photonic crystals which is important for optical digital processing. Therefore, this paper presents a novel design of JK optical flip flop by using 2-D square lattice photonic crystals. The designed JK flip flop is the extension of our designed SR flip flop presented in Tamer et al. [27], where the design is modulated by two 9x9 photonic crystal ring resonators (PCRR's) to perform and realize the operation of J-K flip flop. The J-K flip flop is considered the major device in the design of sequential logic circuit [30-33], so that the optical JK flip flop may be help in the design of All optical counters [27, 34]. The 2-D photonic crystals are widely used according to fabrication in integrated circuits.

2. 9 X 9 PCRR.

Figure 1 shows the structure of the PCRR which was fabricated by eliminating a matrix of 9x9 arrays of dielectric rods to create a resonance cat wavelength of 1550 nm [18, 35] in which, the rod radius is equal to $r = 0.2 a$, where s is the distance between two neighbour rods.




Fig.1. The schematic structure of 9x9 PCRR [33]

An optical signal of wavelength $\lambda=1550$ nm is used to excite the PCRR from input bias port (A), and the output is obtained from one of output ports (B, C, D) according to the controlled signal lunched from the port (S) [18]. At $S=0$, The bias optical signal of port A is coupled into

the ring and flows to the port (C) as shown in figure 2 (a). At $S=1$, the output obtained from port (B) which enhances the field intensity in the ring and prevents the coupling of the port A input with the ring resonator as shown in figure 2 (b) [18, 35]. According to the previous operation, this PCRR can be used as optical AND logic gate between S, A as inputs, and the port B as output of the gate.




Fig. 2. The Field pattern of 9x9 PCRR at (a) $S=0$, and (b) $S=1$. [35]

3. J-K Optical Flip Flop in the integrated 2-D photonic crystals.

Figure 3 shows the circuit diagram of digital logic J-K flip flop [30], where the J-K flip flop is considered a universal flip-flop circuit [31]. The J-K flip-flop has four possible inputs combinations, “no change”, “logic 0”, “logic 1”, and “toggle” as shown in logic truth table 1.




Fig.3. J-K flip flop logic circuit diagram [30].

Table 1. J-K flip flop truth table

J	K	Q_{n+1}	Q'_{n+1}	State
0	0	Q_n	Q'_n	No Change
0	1	0	1	Reset
1	0	1	0	Set
1	1	Q'_n	Q_n	Complement

Figure 4 shows the structure all optical J-K flip flop of $80 \mu\text{m} \times 40 \mu\text{m}$ 2-D PhC. The lattice constant 'a' is equal to 630 nm with a rod radius equal to $0.2ac$, which is closed to 126 nm. The design is based on the photonic crystal S-R flip flop that published before [27]. In addition to, two additional 9×9 PCRR are used as two AND gates. The first AND logic gate is constructed by 9×9 PCRR5 which cross coupling connection between input J and Q'. Consequently, the second AND logic gate is constructed by another 9×9 photonic crystal ring resonator PCRR6 which cross coupling connection between input K and Q'.




Fig. 4 All-optical J-K flip flop in 2D Photonic Crystal

PhC- J-K flip flop consists of four 3×3 PCRR (PCRR 1 to PCRR 4) with radius of $3a$ with a set of Y splitters and T-type waveguides (L1 to L12). Where, these 3×3 PCRR's are used to construct the optical NOR gates of the flip flop. The outputs of each NOR gates are splitting by two square lattice Y splitter with transmission efficiency of 47 % and splitting ratio of 50:50 [27, 36]. The waveguides optical signals of L1 and L4 are splitting into two waveguides (L2, L3) and (L5, L10) respectively with optical power of 48 % from the optical power in the main waveguides optical signal of L1 and L4. Also, the waveguides optical signal of L2 and L5 are splitted into two waveguides (L7, L8) and (L9, L6) respectively with optical power of 48 % from the optical power in the main waveguides optical signal of L2 and L5.

The ports A and B are used to excite the optical J-K flip flop optical signal and exit from ports Q and Q'. The inputs-K of flip-flop are applied to one port of AND gates and other input is obtained from feedback of outputs Q and Q' as a trigger input for 9×9 PCRR by using the optical y splitters. Consequently, the outputs of each AND gates are directed to control a certain port for each NOR, and the other control signal ports for each NOR gate are obtained from feedback of outputs QC and Q' respectively through the optical y splitters. The Ports B and J has optical wavelength equal to $\lambda_1 = 1550 \text{ nm}$, while the wavelength of port A and K are equal to $\lambda_2 = 1560 \text{ nm}$, where A and B ports are biased by light intensity of 200 mw.

Extractors are shifted toward the corner of $0.707a$ with the same refractive index are placed at the corners of all PCRR's and waveguides to eliminate the back scattering at operating wavelengths of ports J and K, which is derived by the plane wave expansion (PWEc) method. Figure 5 shows the band gab range of the photonic crystals along the most symmetrical lines (Γ X, XMc, M Γ c) for the overall structure which is derived by the plane wave expansion (PWE) [37] and the finite difference time domain FDTDc [38] methods. The band gab range is equal $ca/\lambda= 0.321$ to $ca/\lambda= 0.441$ according to the wavelength range $1550 \text{ nm} < \lambda < 1560 \text{ nm}$. The photonic crystal designed with a band gab range of $a/\lambda c$ keeps the light travel and prevents photons in the band gab from propagating in the material that is propagating only in the waveguide [34].




Fig.5. The diagram of band gab structure at $r=126 \text{ nm}$.

4. The structure realization and the simulation results of optical J-K flip flop.

The results and performance of the proposed optical J-K flip flop are depicted in this section. As presented before, the proposed novel optical JK flip flop is based on the principal operation of SR flip flop in [27] with modifications that have been added to the overall system to construct two optical AND gates. Here, we consider sequence of input lights (J-K) with initial state for $Q=0c$ and $Q'=1c$ at time t_1 as shown in figure 6 (a) to realize the operation of proposed J-K flip-flop. The operations are as follow:

Case 1c (Toggle -Complement Q): - Suppose that in time t_2 , the present state of $Q=0$ and $Q'=1$ at $J=K=1$ as depicted in figure 6 (b). The digital logic output $Q'= 1c$ (44cmw) prevents the coupling of the optical binary signal (J) into PCRR5 and forwards it through the waveguideL11 towards PCRR1. This coupling prevents the optical signal of port A from passing and change the output Q' to logic 0. In addition to the optical signal of logic input $K=1$ is dropped to PCRR6 as depicted in figure 6 (b). So that, at steady state of No change case with $J=K=0$ [27] in time t_3 , the optical signal of port B is passing through two Y splitters

and reaching to output $Q=1$ (44cmw), and feedback again to PCRR2 as a second input to other NOR gate2 as shown in figure 6 (c) to keep the output $Q'=0$.

Case 2 (Toggle -Complement Q'): - At time t_4 , J and K are switched to logic 1 again at present state of $Q=1$ and $Q'=0$ as shown in figure 6 (d). The output $Q=1$ (44cmw) prevents the coupling of the optical signal (K) into PCRR6 and forwards it through the waveguide L12 towards PCRR4, where optical signal in PCRR4 with the optical signal of port B changes the output Q to logic 0. In addition, the optical signal of logic input $J=1$ is dropped to PCRR5 as shown in figure 6 (d). So that, at steady state of No change case with $J=K=0$ in time t_5 , through the Y splitters and waveguides the optical signal of port A maintain the output Q' at 1 (44 mw), and feedback again to PCRR3 as a second input to other NOR gate2 such as figure 6 (a) to keep the output $Q=0$.

Case 3 (Set Case): - At time t_6 , suppose that J is switched to 1 and K is still equal to 0 as shown in figure 6 (e) at state of $Q=1$ and $Q'=0$. The digital logic output $Q=1$ attenuates the coupling of the optical binary signal (K) into PCRR5 and forwards it through the waveguide L11 towards PCRR1 which attenuates the optical signal of port A and changes the output Q' to logic 0. So that, at steady state of No change case with $J=K=0$ in time t_7 , the optical signal of port B is propagating and output Q becomes equal to 1 ($Q=1$), and feedback to PCRR2 such as figure 6 (c) to keep the output $Q'=0$.

Case 4 (Reset Case): - suppose that in time t_8 , K is switched to 1 and J is still equal to 0 as shown in figure 6 (f) at present state of $Q=1$ and $Q'=0$. The digital logic output $Q=1$ prevents the coupling of the optical binary signal (K) into PCRR6 and forwards it through the waveguide L12 towards PCRR4 which attenuates the optical signal of port B and changes the output Q to logic 0. So that, at steady state of No change case with $J=K=0$ in time t_9 , the optical signal of port A is propagating and output Q' becomes equal to 1 ($Q'=1$), and feedback to PCRR4 as shown in figure 6(a) to keep the output $Q=0$.

Figure 7 shows the mechanism of the optical JK flip flop with all previous different states. The experimental normalized output results backed by FDTDc and PWEc methods is depicted in Figure 8. All waveforms depicted in figure 8 are scaled arbitrary. The transient switching of flip flop takes rise time of output $t_r=3.95$ ps, steady state time $t_{ss}=6.26$ ps, and fall time $t_f=1.18$ ps as depicted in table 2, which compared these parameters with the parameters of SR flip flop presented in Tamer et al. [27]. The speed of this J-K flip flop can be reaching up to 200 GHz, which helps to obtain high-speed central processing unit and eliminates the speed limitation in optical networks, and optical signal processing. The proposed optical JK flip flop has a high insertion loss for these states of inputs. Moreover, the results of the proposed design show considerable performance for optical signal processing. Consequently, the designed optical JK flip flop can be easily fabricated, where the photonic crystals integrated circuit reduces the size of optical components to sub nanometres. These mentioned advantages make the proposed JK flip flop to be used in the design of all optical N bit Asynchronous counter, Synchronous counters, and sequential logic circuits [34].

Table 2. Comparison between SR flip flop [27] and the proposed JK flip flop.

Items	J K Flip Flop	S R flip flop
Size	80 μm \times 40 μm	30 μm \times 30 μm
Rise time	3.95 ps	3.89 ps
Fall time	1.18 ps	1.18 ps
Steady state time	6.26 ps	6.25 ps




Figure 6 Steady state electric field patterns of all optical J-K at (a) Initial state of $Q=0$, and $Q'=1$ at $J=K=0$, (b) Toggle state at $J=K=1$ with present state of $Q=0$, and $Q'=1$ (C) $J=K=0$ (No change) with $Q=1$, and $Q'=0$, (d) Toggle state at $J=K=1$ at present state of $Q=1$, and $Q'=0$, (e) Set State at $J=1$, and $K=0$, (f) Reset state at $J=0$, and $K=1$.




Fig.7. The time graph of the different states of JK flip flop.




Fig.8. The time response simulation results of the all-optical J-K flip flop at duration width of 3 ps.

7. Conclusions

The paper proposed an all optical JK flip flop by using the photonic crystal's structure based on optical SR flip. The design of optical JK flip flop is based on the nonlinear 3x3 and 9x9 photonic crystal ring resonator (PCRRc), L waveguides, and Y splitters to connect between the PCRR's. The optical JK flip flop can be used to solve the bottleneck problem speed limitation for optical digital processing systems and optical networks. The structure is simulated by the finite difference time domain (FDTDc) and Plane Wave Expansion (PWEC) methods to confirm its operation and feasibility.

References

- [1] T. A. Moniem, All Optical Digital 4x2 Encoder Based on 2D Photonic Crystals Ring Resonators, *Journal of modern optics*, Vol. 63, NO. 8, pp 735–741, 2016.
- [2] Askarian, A., Akbarizadeh, G., A novel proposal for all optical 2×4 decoder based on photonic crystal and threshold switching method, *Opt. Quant. Electron.* 54, 84, 2022.
- [3] Sakoda, K.: *Optical Properties of Photonic Crystals*. Springer, Berlin, 2001.
- [4] T. A. Moniem, All Optical Active High Decoder using integrated 2D Square Lattice Photonic Crystals, *Journal of modern optics- Taylor & Francis*. Vol 62 issue 19, pp 1643-1649, 2015.
- [5] Y. Liu, M.T. Hill, H. de Waardt, G.D. Khoe, D. Lenstra, H.J.S. Dorren., All optical flip flop memory based on two polarization switches, *Electron. Lett.* 38, pp 904-905, 2002.
- [6] M. T. Hill, H. J. S. Dorren, T. J. de Vries, X. J. M. Leijtens, J. H. den Besten, E. Smalbrugge, Y. S. Oei, G. D. Khoe, and M. K. Smit, A fast low-power optical memory based on coupled micro-ring lasers, *Nature* 432, pp 206-209 ,2004.
- [7] Alessandro Massaro, *Photonic Crystals - Introduction, Applications and Theory*, Textbook 1st Edition, In Tech publisher. 2012.
- [8] Dalai Gowri Sankar Rao, Venkatrao Palacharla, Sandip Swarnakar, and Santosh Kumar, Design of all-optical D flip-flop using photonic crystal waveguides for optical computing and networking, *Appl. Opt.* 59(23), 7139-7143, ,2020.
- [9] Ye Liu, Fei Qin, Zi-Ming Meng, Fei Zhou, Qing-He Mao, and Zhi-Yuan Li, All-optical logic gates based on two-dimensional low-refractive-index nonlinear photonic crystal slabs, *Optics Express*, Vol. 19, Issue 3, pp. 1945-1953, 2011
- [10] Rao, D.G.S., Swarnakar, S., Kumar, S., Design of all-optical reversible logic gates using photonic crystal waveguides for optical computing and photonic integrated circuits., *Appl. Opt.* 59, 11003–11012, 2020.
- [11] Parandin, F., Kamarian, R., Jomour, M, Designing an Optical 1-bit comparator based on two-dimensional photonic crystals., *Appl. Opt.* 60, 2275–2280, 2021.
- [12] Askarian, A, Performance analysis of all optical 2×1 multiplexer in 2D photonic crystal structure, *J. Opt. Commun.* 6, 66, 2021.
- [13] Karkhanehchi, M.M., Parandin, F., Zahedi, A., Design of an all-optical half-adder based on 2D photonic crystals, *Photon. Netw. Commun.* 33(159–165), 2017, 2020.
- [14] Asghar Askarian & Fariborz Parandin, A novel proposal for all optical 1-bit comparator based on 2D linear photonic crystal, *Journal of Computational Electronics*, 2022.
- [15] Mohammad Javad Maleki & Mohammad Soroosh, Design and simulation of a compact all-optical 2-to-1 digital multiplexer based on photonic crystal resonant cavity, *Optical and Quantum Electronics* volume 54, Article number: 818 ,2022.
- [16] Abdollahi, M., Parandin, F., A novel structure for realization of an all-optical, one-bit half-adder based on 2D photonic crystals., *J. Comput. Electron.* 18, 1416–1422, (2019).
- [17] Goudarzi, K., Mir, A., Chaharmahali, I., Goudarzi, D., All-optical XOR and OR logic gates based online and point defects in 2-D photonic crystal, *Opt. Laser Technol.* 78, 139–142, 2016.
- [18] T. A. Moniem, All optical XNOR gate based on 2D photonic crystal ring resonators, *Quantum electronics*, Vol 47, NO 2, pp 169–172, 2017.
- [19] Kumar, A., Medhekar, S., All optical NOT and NOR gates using interference in the structures based on 2D linear photonic crystal ring resonator., *Optik* 179, 237–243, 2019.
- [20] Kumar, A., Medhekar, S., All optical NOR and NAND gates using four circular cavities created in 2D nonlinear photonic crystal., *Opt. Laser technology*, 123, 105910, 2020.
- [21] Serajmohammadi, S., Alipour-Banaei, H., Mehdizadeh, F., Proposal for realizing an all-optical half adder based on photonic crystals., *Appl. Opt.* 57, 1617–1621, 2018.
- [22] Olyae, S, Ultra-fast and compact all-optical encoder based on photonic crystal nano-resonator without

- using nonlinear materials, *Phot. Lett. Pol.* 11(1), 10-12, 2019.
- [23] M.H. Sani, Tabrizi, A.A., Saghaei, H., An, ultrafast all-optical half adder using nonlinear ring resonators in photonic crystal microstructure, *Opt. Quant. Electronics*, 52, (107), 2020.
- [24] Seifouri, M., Olyae, S., Sardari, M., Mohebzadeh-Bahabady, A., Ultra-fast and compact all-optical half adder using 2D photonic crystals. *IET Optoelectron.* 13(3), 139–143, 2019.
- [25] Zahedi, A., Parandin, F., Karkhanehchi, M.M., Habibi-Shams, H., Rajamand, S., Design and simulation of optical 4-channel demultiplexer using photonic crystals, *J. Opt. Communication* 40(1), 2017.
- [26] S.E. Kordi, R. Yousefi, S.S. Ghoreishi, H. Adrang, All-optical OR, NOT and XOR gates based on linear photonic crystal with high port-to-port isolation., *Appl. Phys. B* 126, 1–9, AN 169, 2020.
- [27] Tamer A. Moniem, All-optical S-R flip flop using 2-D photonic crystal, *Optical and Quantum Electronics –springer*, Vol 47, NO 8, pp 2843-2851, 2015.
- [28] Amin Abbasi, M. Noshad, R. Ranjbar, Reza K., Ultra-Compact and fast all optical flip flop design in photonic crystal platform, *optics Communication Vol 285*, pp 5073-5078., 2012
- [29] Dalai Gowri Sankar Rao, Venkatrao Palacharla, Sandip Swarnakar, and Santosh Kumar, Design of all-optical D flip-flop using photonic crystal waveguides for optical computing and networking, *Appl. Opt.* 59(23) 7139-7143 .2020.
- [30] Mano M., *Computer system architecture*, 3rd edition. Englewood Cliffs, Prentice Hall, 1990.
- [31] M. Morris Mano., *Computer engineering hardware design*, .3rd edition, prantice Hall international, Englewood Cliffs, NJ, 1988.
- [32] S Geerthana, S Syedakbar, T Sridarshini, V R Balaji, R Sitharthan and D Shanmuga Sundar. PhC based all optical AND, OR and EX-OR logic gates with high contrast ratio operating at C band, *Laser physics*, Vol32, number 10, 2022
- [33] Sridarshini T, Geerthana S, Balaji V R, Arun Thirumurugan, Sitharthan R, Sivanantha Raja A and Shanmuga Sundar Dhanabalan, Ultra-compact all-optical logical circuits for photonic integrated circuits, *Laser Physics*, Volume 33, Number 7, 2023
- [34] T. A. Moniem, A Two-bit Optical Counter using integrated 2D Square Lattice Photonic Crystals, *optical and Quantum Electronics –Springer Journal*, Vol 47, issue 9, 2016.
- [35] Tamer A. Moniem, Eman S. EL-Din, Design of Integrated All Optical Digital to Analog Converter (DAC) using 2D Photonic Crystals, *Optics Communications* 402, 2017 36–40, 2017.
- [36] A. Ghaffari, F. Monifi, M. djivid, M. S., Analysis of photonic crystal power splitters with different configurations, *J. of Applied Science* Vol 8, issue 8, pp 1416-1425, 2008.
- [37] Johnson, S.G., and Joannopoulos, J.D.: Block-iterative frequency-domain methods for Maxwell's equations in a plane wave basis. *Opt. Express* Vol 8, pp 173–190, 2001
- [38] Gedney, S.D., *Introduction to finite-difference time-domain (FDTD) method for electromagnetics*, Lexington KY: Morgan and Claypool. 2010.

تصميم هزاز بصري من النوع JK باستخدام البلورات الضوئية المتكاملة ثنائية الأبعاد

الملخص:

هذا البحث يقدم تصميمًا لهزازات بصرية من النوع J-K باستخدام البلورات الضوئية ثنائية الأبعاد. الحجم الإجمالي للهزاز من النوع J-K المصمم هو ٨٠ ميكرومتر × ٤٠ ميكرومتر من البلورات الفوتونية على شكل شبكي مربعة الأبعاد ذات أبعاد ثنائية مع معامل انكسار يساوي ٣,٤ موضوعة في الهواء. مدى فجوة النطاق المستخدمة $(\lambda/a) = 0,321$ إلى $(\lambda/a) = 0,441$ وذلك طبقًا لطول الموجي مداه ١٥٥٠ نانومتر $\lambda > 1560$ نانومتر. ثابت الشبكة "a" للهيكل يساوي ٦٣٠ نانومتر. ويعتمد تصميم الهزاز JK البصري على الرنان الحلقي البلوري الضوئي غير الخطي 3×3 و 9×9 . ولقد تم تصميم وتحليل تقنية الهزاز J-K المقترحة وتم وضع نتائج المحاكاة المعتمدة على الزمن على طرق فرق الزمن المحدود (FDTD) وطرق توسيع الموجة المستوية (PWE) لتأكيد جدوى التشغيل.