Home Articles List Article Information
JES. Journal of Engineering Sciences
Journal Archive
Volume Volume 53 (2025)
Volume Volume 52 (2024)
Volume Volume 51 (2023)
Volume Volume 50 (2022)
Volume Volume 49 (2021)
Volume Volume 48 (2020)
Volume Volume 47 (2019)
Volume Volume 46 (2018)
Volume Volume 45 (2017)
Volume Volume 44 (2016)
Volume Volume 43 (2015)
Volume Volume 42 (2014)
Volume Volume 41 (2013)
Volume Volume 40 (2012)
Volume Volume 39 (2011)
Volume Volume 38 (2010)
Volume Volume 37 (2009)
Volume Volume 36 (2008)
Volume Volume 35 (2007)
Volume Volume 34 (2006)
Taher, M., Aboulwafa, M., Abdelwahab, A., Saad, E. (2006). HIGH-SPEED, AREA-EFFICIENT FPGA-BASED FLOATING-POINT ARITHMETIC MODULES. JES. Journal of Engineering Sciences, 34(No 4), 1283-1292. doi: 10.21608/jesaun.2006.110784
M. Taher; M. Aboulwafa; A. Abdelwahab; E. M. Saad. "HIGH-SPEED, AREA-EFFICIENT FPGA-BASED FLOATING-POINT ARITHMETIC MODULES". JES. Journal of Engineering Sciences, 34, No 4, 2006, 1283-1292. doi: 10.21608/jesaun.2006.110784
Taher, M., Aboulwafa, M., Abdelwahab, A., Saad, E. (2006). 'HIGH-SPEED, AREA-EFFICIENT FPGA-BASED FLOATING-POINT ARITHMETIC MODULES', JES. Journal of Engineering Sciences, 34(No 4), pp. 1283-1292. doi: 10.21608/jesaun.2006.110784
Taher, M., Aboulwafa, M., Abdelwahab, A., Saad, E. HIGH-SPEED, AREA-EFFICIENT FPGA-BASED FLOATING-POINT ARITHMETIC MODULES. JES. Journal of Engineering Sciences, 2006; 34(No 4): 1283-1292. doi: 10.21608/jesaun.2006.110784

HIGH-SPEED, AREA-EFFICIENT FPGA-BASED FLOATING-POINT ARITHMETIC MODULES

Article 13, Volume 34, No 4, July and August 2006, Page 1283-1292  XML PDF (87.7 K)
Document Type: Research Paper
DOI: 10.21608/jesaun.2006.110784
View on SCiNiTO View on SCiNiTO
Authors
M. Taher email 1; M. Aboulwafa* 2; A. Abdelwahab* 2; E. M. Saad* 2
1Electronic Engineer in Tibben Institute for Metallurgical Studies
2Faculty of Engineering, Helwan University, Cairo, Egypt
Abstract
In this paper, single-precision floating-point IEEE-754 standard Adder/Subtractor and Multiplier modules with high speed and area efficient are presented. These modules are designed, simulated, synthesized, optimized, and implemented on an FPGA based system. A comparison between the results of the proposed design and a previously reported one is provided. The effect of normalization unit at the singleprecision floating-point multiplier and adder/Subtractor modules on the area, and speed is explained.
Main Subjects
Civil Engineering: structural, Geotechnical, reinforced concrete and steel structures, Surveying, Road and traffic engineering, water resources, Irrigation structures, Environmental and sanitary engineering, Hydraulic, Railway, construction Management.
Statistics
Article View: 113
PDF Download: 341