The Architecture Level Model (ALM) as a design in space exploration in the early phases of the design process can have a dramatic impact on the area, speed, and power consumption of the resulting systems. A multi-core system is an integrated circuit containing multiple processor cores that implements most of the functionality of a complex electronic system and some other components like FPGA/ASIC on a single chip. In this paper, we present a new approach to synthesize multi-core system architectures from Task Precedence Graphs (TPG) models. The front end engine applies efficient algorithm for scheduling and communication contention resolving to obtain the optimal multi- core system architecture in terms of number of processor cores, number of busses, task-to-processor/channel-to-bus mapping, optimal schedule, and Hardware/Software partition. The back end engine generates a System C simulation model using a well-known commercial tool model generation library to form the architecture level model. The viability and potential of the approach is demonstrated by a case study.
Youness, H. A. H. A. (2014). DESIGNING AN ARCHITECTURE LEVEL MODEL FOR MULTI-CORE SYSTEMS. JES. Journal of Engineering Sciences, 42(No 6), 1378-1391. doi: 10.21608/jesaun.2014.115115
MLA
Hassan Ali Hassan Ahmed Youness. "DESIGNING AN ARCHITECTURE LEVEL MODEL FOR MULTI-CORE SYSTEMS", JES. Journal of Engineering Sciences, 42, No 6, 2014, 1378-1391. doi: 10.21608/jesaun.2014.115115
HARVARD
Youness, H. A. H. A. (2014). 'DESIGNING AN ARCHITECTURE LEVEL MODEL FOR MULTI-CORE SYSTEMS', JES. Journal of Engineering Sciences, 42(No 6), pp. 1378-1391. doi: 10.21608/jesaun.2014.115115
VANCOUVER
Youness, H. A. H. A. DESIGNING AN ARCHITECTURE LEVEL MODEL FOR MULTI-CORE SYSTEMS. JES. Journal of Engineering Sciences, 2014; 42(No 6): 1378-1391. doi: 10.21608/jesaun.2014.115115
)
View on SCiNiTO